670 North McCarthy Blvd. Suite 220, Milpitas, CA 95035 ph: 408-935-7777, FAX: 408-935-7770 www.nanoamp.com

N04M1618L1A

4Mb Ultra-Low Power Asynchronous Medical CMOS SRAM 256Kx16 bit

Overview

The N04M1618L1A is an integrated memory device intended for non life-support (Class 1 or 2) medical applications. This device is a 4 megabit memory organized as 262,144 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology with reliability inhancements for medical users. The base design is the same as NanoAmp's N04M1618L2A, which has further reliability processing for life-support (Class 3) medical applications. The device operates with two chip enable (CE1 and CE2) controls and output enable (OE) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. This device is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in a JEDEC standard BGA package


Features

- Dual Power Supply for lowest power
 1.4 to 2.3 Volts VCC
 1.4 to 3.6 Volts VCCQ
- Very low standby current 400nA at 2.0V and 37 deg C Maximum
- Very low operating current 0.7mA at 1.8V and 1µs (Typical)
- Low Page Mode operating current 0.5mA at 1.8V and 1µs (Typical)
- Simple memory control
 Dual Chip Enables (CE1 and CE2)
 Byte control for independent byte operation
 Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.2V
- Automatic power down to standby mode
- Special Processing to reduce Soft Error Rate (SER)
- Space saving BGA package available

Product Family


Part Number	Package Type	Operating Temperature	Power Supply (Vcc)/(VccQ)	Speed	Standby Current (I _{SB}), Max	Operating Current (Icc), Max
N04M1618L1AB	48 - BGA					
N04M1618L1AT	44 - TSOP II	-40°C to +85°C	1.4V - 2.3V 1.4V - 3.6V	85ns @ 1.7V 150ns @ 1.4V	10 μΑ	3 mA @ 1MHz
N04M1618L1AD	Known Good Die					

Pin Configuration



Pin Descriptions

Pin Name	Pin Function		
A ₀ -A ₁₇	Address Inputs		
WE	Write Enable Input		
CE1, CE2	Chip Enable Input		
ŌĒ	Output Enable Input		
LB	Lower Byte Enable Input		
UB	Upper Byte Enable Input		
I/O ₀ -I/O ₁₅	Data Inputs/Outputs		
V _{CC}	Power		
V _{CCQ}	Input/Output Power		
V _{SS} Ground			
NC Not Connected			



Functional Description

CE1	CE2	WE	OE	I/O ₀ - I/O ₇	MODE	POWER
Н	Х	Х	Х	High Z	Standby ¹	Standby
Х	L	Х	Х	High Z	Standby ¹	Standby
L	Н	L	X^2	Data In	Write ²	Active
L	Н	Н	L	Data Out	Read	Active
L	Н	Н	Н	High Z	Active	Active

^{1.} When the device is in standby mode, control inputs ($\overline{\text{WE}}$ and $\overline{\text{OE}}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

^{1.} These parameters are verified in device characterization and are not 100% tested

^{2.} When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V _{CC}	-0.3 to 4.5	V
Power Dissipation	P_{D}	500	mW
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	240°C, 10sec(Lead only)	°C

^{1.} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ ¹	Max	Unit
Core Supply Voltage	V _{CC}		1.4	1.8	2.3	٧
I/O Supply Voltage	V _{CCQ}	$V_{CCQ} > or = V_{CC}$	1.4	1.8	3.6	V
Data Retention Voltage	V_{DR}	Chip Disabled ³	1.2			V
Input High Voltage	V _{IH}		V _{CCQ} -0.6		V _{CCQ} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.6	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CCQ} -0.2			٧
Output Low Voltage	V _{OL}	I _{OL} = -0.2mA			0.2	V
Input Leakage Current	I _{LI}	$V_{IN} = 0$ to V_{CC}			0.1	μА
Output Leakage Current	I _{LO}	OE = V _{IH} or Chip Disabled			0.1	μА
Read/Write Operating Supply Current @ 1 µs Cycle Time ²	I _{CC1}	V_{CC} =2.3 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		1.5	2.5	mA
Read/Write Operating Supply Current @ 85 ns Cycle Time ²	I _{CC2}	V_{CC} =2.3 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		10.0	13.0	mA
Page Mode Operating Supply Current @ 85 ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram)	I _{CC3}	V_{CC} =2.3 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		3.5		mA
Read/Write Quiescent Operating Supply Current ³	I _{CC4}	V_{CC} =2.3 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0		0.2		μА
Standby Current ³	I _{SB1}	$V_{IN} = V_{CC}$ or $0V$ Chip Disabled $t_A = 85^{\circ}C$, $V_{CC} = 2.3 V$		0.2	20.0	μА
Data Retention Current ³	I _{DR}	V_{CC} = 1.8V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A = 85°C		0.1	1.0	μА

^{1.} Typical values are measured at Vcc=Vcc Typ., T_A=25°C and not 100% tested.

^{2.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{3.} This device assumes a standby mode if the chip is disabled $\overline{(CE1)}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 8-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

Timing Test Conditions


Item		
Input Pulse Level	$0.1 V_{CC}$ to $0.9 V_{CC}$	
Input Rise and Fall Time	5ns	
Input and Output Timing Reference Levels	0.5 V _{CC}	
Output Load	CL = 30pF	
Operating Temperature	-40 to +85 °C	

Timing $V_{CCQ} > or = V_{CC}$


Item	Symbol	V _{CC} = 1.	$V_{CC} = 1.4 - 2.3 \text{ V}$		V _{CC} = 1.7 - 2.3 V		
item	Symbol	Min.	Max.	Min.	Max.	Units	
Read Cycle Time	t _{RC}	150		85		ns	
Address Access Time	t _{AA}		150		85	ns	
Chip Enable to Valid Output	t _{CO}		150		85	ns	
Output Enable to Valid Output	t _{OE}		50		40	ns	
Chip Enable to Low-Z output	t _{LZ}	20		10		ns	
Output Enable to Low-Z Output	t _{OLZ}	20		5		ns	
Chip Disable to High-Z Output	t _{HZ}	0	30	0	15	ns	
Output Disable to High-Z Output	t _{OHZ}	0	30	0	15	ns	
Output Hold from Address Change	t _{ОН}	20		10		ns	
Write Cycle Time	t _{WC}	150		85		ns	
Chip Enable to End of Write	t _{CW}	75		50		ns	
Address Valid to End of Write	t _{AW}	75		50		ns	
Write Pulse Width	t _{WP}	50		40		ns	
Address Setup Time	t _{AS}	0		0		ns	
Write Recovery Time	t _{WR}	0		0		ns	
Write to High-Z Output	t _{WHZ}		30		15	ns	
Data to Write Time Overlap	t _{DW}	50		40		ns	
Data Hold from Write Time	t _{DH}	0		0		ns	
End Write to Low-Z Output	t _{OW}	10		5		ns	

Stock No. 23209-01 11/01/02 5


Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)



Timing Waveform of Read Cycle (WE=V_{IH})




Timing Waveform of Write Cycle (WE control) t_{WC} Address t_{WR} t_{AW} CE1# t_{CW} CE2 $t_{LBW},\,t_{UBW}$ LB#, UB# t_{WP} WE# t_{DW} t_{DH} High-Z Data Valid Data In t_{WHZ} t_{OW} High-Z Data Out Timing Waveform of Write Cycle (CE1 Control) t_{WC}




Ball Grid Array Package


BOTTOM VIEW



32-Lead STSOP-I Package (N32)44-Lead TSOP II Package (T44)



Ordering Information



N04M1618L1A

9

Revision History

Revision #	Date	Change Description
01	11/01/02	Initial Release

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.